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Abstract—The 2D crystals embrace the unique features of
the atomically thin bodies, the dangling bond free interfaces,
and step-like 2D density of states. To exploit these features
for the design of a steep slope transistor, we propose a Two-
dimensional Heterojunction Interlayer Tunneling Field Effect
Transistor (Thin-TFET) to reach a steep subthreshold swing (SS)
of ∼14 mV/dec and a high on-current of ∼300 µA/µm. The
SS is ultimately limited by the density of states broadening at
the band edges and the on-current density is estimated on the
basis of the interlayer charge transfer time measured in recent
experimental studies. A potential material system of monolayer
WSe2/SnSe2 heterojunction can be used to build both n-type and
p-type Thin-TFETs. Non-ideality effects such as the non-uniform
van der Waals gap thickness between two 2D semiconductors
and the finite access resistances are also studied. Finally, the
benchmarking for digital applications shows the Thin-TFETs
may outperform MOSFETs in term of both performance and
energy consumption at low supply voltages..
Index Terms—Tunnel FET, 2D crystals, transport model,
benchmarking
I. INTRODUCTION
TUNNEL Field Effect Transistors (FETs) are perceived aspromising transistors that may enable scaling supply volt-
age VDD down to 0.5 V or lower by reducing the subthreshold
swing (SS) below 60 mV/dec at room temperature. To date,
numerous Tunnel FETs have been demonstrated, among which
the heterostructures with near broken gap band alignment are
favored in order to achieve sub-60 mV/dec SS and high on
currents simultaneously [1]. Tunnel FETs also require a very
strong gate control over the channel region to obtain sub-60
mV/dec SS values, which in turn demands ultra-thin body or
narrow nanowire structures, where size induced quantization
enlarges the bandgap and impedes the realization of near
broken gap alignment [2]–[4]. 2D layered crystals, such as
monolayers of transition metal dichalcogenides (TMD) MX2
(e.g. M = Mo, W, Sn; X = S, Se, Te), offer a native thickness of
about 0.6 nm with a variety of bandgaps and band-alignments
[4], [5], as well as a sharp turn on of density of states at
the band edges and the absence of interface dangling bonds,
which are highly desired for achieving a sharp SS [6]. Recent
experimental results show that the monolayer 2D crystals
heterojunction band alignment can be directly controlled by
applying perpendicular electric field [7] and the charge transfer
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in monolayer 2D crystals heterojunction is reasonably fast [8].
In such a contest, a Two-dimensional Heterojunction Interlayer
Tunneling FET (Thin-TFET) based on a vertical arrangement
of 2D layered materials is proposed. In particular, we discuss
both n-type and p-type Thin-TFETs employing the potential
material system of 2H-WSe2 and 1T-SnSe2. Our simulations
suggest that the Thin-TFETs can achieve very competitive SS
values and a high on-current. Along with the low gate-to-
drain and gate-to-source capacitance, the Thin-TFETs enable
fast switching and low energy consumption. The effect of
non-uniform van der Waals gap thickness and the external
source and drain total access resistance are also discussed.
Experimental efforts have been carried out to demonstrate
the Thin-TFET based on WSe2/SnSe2 heterojunction. Some
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Fig. 1. The schematic device layer structure of the Thin-TFET
II. DEVICE STRUCTURE AND MODELING APPROACH
The Thin-TFET device structure is shown in Fig.1, where
the bottom and top 2D semiconductors act as the source and
the drain respectively. The van der Waals gap separates top
and bottom 2D semiconductors and the thickness of the van
der Waals gap is defined as the distance from the center of
the chalcogenide atom in the top 2D layer to the center of the
nearest chalcogenide atom in the bottom 2D layer (see Fig.1).
The device working principle can be explained as follows:
take the p-type Thin-TFET as the example, when ECB is
higher than EV T (see Fig.2), tunneling from the bottom layer is
inhibited and the device is nominally off. When a negative top
gate voltage pulls EV T above ECB (see Fig.3[a]), a tunneling
window is opened and a current can flow.
To calculate the band alignment between ECB and EV T
along the direction perpendicular to the 2D semiconductors
we first use Gauss’s law and write [9]
CTOXVTOX − CvdWVvdW = e(pT − nT +NT )
CBOXVBOX + CvdWVvdW = e(pB − nB +NB)
(1)
where e is the magnitude of electron charge, CT (B)OX is
the capacitance per unit area of top (back) oxide, and CvdW
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is the capacitance per unit area of the van der Waals gap.
VT (B)OX and VvdW are the corresponding potential drops.
n(p)T (B) is the electron (hole) densities in the top (bottom)
2D semiconductor layer, and NT , NB are the net chemical
doping concentrations (donor minus acceptor) in the layers,
which are set to zero in this work. The potential drops can
be written in terms of the top gate VTG, back gate VBG, and
drain-source voltage VDS (which sets the split of the quasi-
Fermi levels in the top and bottom semiconductor layers), and
of the material properties as
eVvdW = eVDS − eφp,B − eφn,T + EGB + χ2D,B − χ2D,T
eVTOX = eVTG + eφn,T − eVDS + χ2D,T − eΦM,T
eVBOX = eVBG − eφp,B + EGB + χ2D,B + eΦM,B
(2)
where we define eφn,T (B)=ECT (B)−EFT (B) and
eφp,T (B)=EFT (B)−EV T (B), EGB is the energy gap in
the bottom 2D semiconductor and VT (B)OX is the potential
drop across the top (back) gate dielectric, VvdW is the
potential drop across the van der Waas gap, χ2D,T (B) is the
electron affinity of the top (bottom) 2D semiconductor, and
ΦM,T (B) is the metal workfunction of the top (back) gate
(see Fig.2).
By using effective mass approximation and assuming that
the majority carriers of the two 2D semiconductors are at
thermodynamic equilibrium with their Fermi levels [10], the


















where gv is the valley degeneracy and m∗c(m
∗
v) is the conduc-
tion (valence) band effective mass.
By inserting Eqs.2 and 3 in Eq.1 we obtain two equations
determining φn,T , φp,T and thus the band alignment.
We calculate the tunneling current by using the transfer-
Hamiltonian method [11], as recently revisited for resonant
tunneling graphene transistors [12], [13]. We here summarize
the basic equations; a more thorough discussion can be found








dkT dkB SF (q)SE(EB − ET ) (fB − fT )
(4)
where κ is the decay constant of the wave-function in the
van der Waals gap [12], [13], TvdW is the thickness of the
van der Waals gap, kT (B), ET (B) and fT (B) are the wave-
vector, the energy and Fermi occupation function in the top
(bottom) 2D semiconductor and MB0 is the tunneling matrix
element [9], which is a property of the material system and is
further discussed in Sec.III. Eq.4 assumes that in the tunneling
process electrons interact with a random scattering potential,
whose spectrum is taken as SF (q)= πL2C/(1 + q
2L2C/2)
3/2,
where q=|kT−kB | and LC is the correlation length. The
scattering relaxes the momentum conservation, i.e. allowing
tunneling for kB 6=kT . A similar SF (q) has been used to
analyze the resonance linewidth in graphene tunneling tran-
sistors [13]. The SF (q) may be representative of different
scattering mechanisms that are discussed in [9], [13]. Fi-
nally SE(E)=exp(−E2/σ2)/(
√
πσ2) describes the energy
broadening in the 2D semiconductors, where σ is the energy
broadening parameter [9]. The contact resistance is included
by self-consistently calculating the tunnel current density and
the voltage drop on the total access resistance in our model.
III. SIMULATION RESULTS AND DISCUSSIONS
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Fig. 2. For the n-type Thin-TFET, SnSe2 is the top 2D layer and WSe2 is
the bottom 2D layer, along with the top and back gate labeled as n-type in
blue. While for the p-type Thin-TFET, WSe2 is the top 2D layer and SnSe2
is the bottom 2D layer, along with the top and back gate labeled as p-type
in red; Band gaps, electron affinities, effective masses are shown for WSe2
and SnSe2. The n-type and p-type metal work functions are tuned to give
symmetric threshold voltages for the n-type and p-type Thin-TFETs.
A. Material system and n-type & p-type Thin-TFETs
CG,avg Out of various 2D semiconductors studied by den-
sity function theory calculations [5] and various experimental
efforts, we chose the trigonal prismatic coordination mono-
layer WSe2 and the octahedral coordination (CdI2 crystal
structure) monolayer SnSe2 (see Fig.2). Since there is no
experimental band structure reported for monolayer WSe2 and
SnSe2, the potential band alignment of the WSe2/SnSe2 sys-
tem used in this work are based on the existing experimental
results of multilayer WSe2 and SnSe2 [14]–[16] and their ap-
proximated effective masses are based on the DFT results [5]
(see Fig.2). WSe2/SnSe2 heterojunction can potentially form
a staggered or near broken band alignment, which reduces
the voltage drop in the van der Waals gap in the on-state
condition [1] and also help to suppress the thermionic leakage
current. Also, SnSe2 tends to be an n-type semiconductor [17],
[18] and WSe2 can be electrostatically doped to be p-type
[19]. Therefore, if one considers the p-type Thin-TFET as an
example, by applying negative top gate voltage VTG, the top
layer WSe2 can be electrostatically tuned to be more p-type
(see Fig.3[e]) in order to open the tunnel window, while the
bottom layer SnSe2 stays n-type (see Fig.3[e]) and screens
most electrical field from the top layer so as to maximize the
potential drop across the WSe2/SnSe2 heterojunction induced
by the gate voltage. It is also worth noting that there may be
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Fig. 3. For both the n-type Thin-TFET and the p-type Thin-TFET (a) the
band alignment versus VTG; (b) Current density versus VTG, the average SS
is calculated from 10−3 µA/µm to 10 µA/µm; (c) the current density versus
VDS at various VTG; (d) the transconductance versus VTG; (e) the carrier
concentration in the top and bottom 2D layers versus VTG at various VDS ;
(f) the quantum capacitances of the top and bottom 2D layers versus VTG at
various VDS ;
affinity rule requires some modifications, although interfacial
dipoles are not considered in this work.
Following the complex band method [20], we assume the
effective barrier height EB of the van der Waals gap is 1 eV
and the electron mass in the van der Waals gap is the free
electron mass m0, thus the decay constant is κ =
√
2m0EB/h̄
= 5.12 nm−1. In the model, the scattering correlation length
LC in SF (q) was set to LC=10 nm, which is also consistent
with the value employed in [13]; the energy broadening σ is
set to 10 meV. MB0 in Eq.4 is directly related to the interlayer
charge transfer time τb(t) across the van der Waals gap of the





ρt(b)|MB0|2e−2κTvdW SF (q) (5)
where ρt(b)(E) is the density of states (DOS) of the top
(bottom) 2D semiconductors and ρt(b)=gvm∗t(b)/πh̄
2. For the
n-type Thin-TFET, ρt(b)(E) is the DOS of the conduction
(valence) band of the top (bottom) 2D semiconductor, while
for the p-type Thin-TFET, ρt(b)(E) is the DOS of the valence
(conduction) band of the top (bottom) 2D semiconductor. As
can be seen from Eq.5 and then the SF (q) expression (given
after Eq.4), due the scattering in our model the τ increases
with q, which is the magnitude of the wave-vector difference
across the van der Waals gap defined as q=|kT−kB |. Recent
experimental results [8] observed the charge transfer time
across van der Waals gap between MoS2 and WS2 is ∼25
fs, which, according to Eq.5, gives us the MB0 ∼ 0.02 eV
when q=0. We recognize that the charge transfer time might
be different for different 2D heterojunctions, but it might
be reasonable to assume they have similar values. Thus, we
choose MB0=0.02 eV in all following simulations.
In all current calculations the top and back oxide have an
effective oxide thickness (EOT) of 1 nm, which give the top
and back oxide capacitance CTG and CBG of 0.518 fF/µm.
The thickness of the van der Waals gap is set to be 3.5 Å,
unless specified otherwise. We assume the relative dielectric
constant of the van der Waals gap is 1.0 therefore the van der
Waals gap capacitance CvdW is 0.38 fF/µm. Throughout this
work, the gate length is 15 nm as well as the back gate and
the source are grounded. The external total access resistances
are neglected unless specified.
The material systems for both the p-type and the n-type
Thin-TFET are shown in Fig.2. The n-type and p-type metal
work functions are tuned to give symmetric threshold voltages
for the n-type and the p-type Thin-TFET. Figure 3[a] shows
the band alignment versus VTG curves. As can be seen, the
VTG can effectively control the vertical band alignment in the
device and, for the p-type Thin-TFET in particular, induce the
crossing between EV T and ECB , with ECB being relatively
insensitive to VTG compared to EV T . Figure.3[b] shows ID
versus VTG with very compelling average SS (from 10−3
µA/µm to 10 µA/µm) of ∼14 mV/dec. The ID versus VDS
family curves are shown in Fig.3[c]. ID is well saturated
with VDS when VDS>∼0.2 V. The superlinear onset is also
observed and the so called VDS threshold voltage increases at
lower VTG [22]. The peak transconductances around 4 mS/µm
are shown in Fig.3[d], which are much larger than reported
peak transconductances of sub-22 nm MOSFET [23], [24].
In Fig.3[e], the top gate changes the carrier concentrations of
the top 2D semiconductor much faster than of the bottom 2D
semiconductor under different VDS . The ability to efficiently
change the hole (electron) concentration in the top 2D semi-
conductor while keeping the high electron (hole) concentration
in the bottom 2D semiconductor is vital to achieve good
electrostatics control of the p-type (n-type) Thin-TFET. The
values of the so called quantum capacitances are written as
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Eq.6:










Figure.3[f] illustrates the quantum capacitances under different
bias conditions.
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Fig. 4. For the p-type Thin-TFET: (a) tunnel current density versus VTG
for different van der Waals gap thicknesses TvdW ; (b) SS versus VTG when
having equally distributed van der Waals gap thickness TvdW variations;
B. Effects of non-uniform van der Waals gap thicknesses and
Total Access Resistances
Due to the nature of van der Waals bonds, the van der Waals
gap thickness is subject the interlayer rotational alignment of
the two 2D semiconductors [25]. Meanwhile, the tunneling
probability is very sensitive to the tunneling distance, namely
the van der Waals gap thickness, to investigate the effects of
non uniform van der Waals thickness. In the instance of p-
type Thin-TFET, we vary the van der Waals gap thickness
TvdW from 3.0 Å to 6.0 Å with the step of 0.5 Å. As
shown in Fig.4[a], the on-current density decreases and the
threshold voltage moves towards 0 when increasing the TvdW .
The impact on the sub-threshold swing is instead modest
whenTvdW is still considered uniform. However, in Fig.4[b],
we consider various TvdW values across a heterojunction by
assuming the TvdW are equally distributed. For example, for a
2D heterojunction with equally distributed TvdW from 3.0 Å
to 5.0 Å with the step of 0.5 Å, we take the ID-VTG curves for
each TvdW (i.e. 3.0 Å, 3.5 Å, 4.0 Å, 4.5 Å, and 5.0 Å) shown
in Fig.4[a] and average them to obtain the overall ID-VTG
curve. The SS of the average ID-VTG curves versus ID are
plotted in Fig.5[b] with difference TvdW variation ranges. For
the van der Waals gap with equally distributed deviations, the
SS increases with increasing variation ranges. For a randomly
distributed van der Waals gap thicknesses, this trend is also
expected.
Since the total access resistances have become critical to
ultra-scaled transistors and how to optimize the total access
resistance on 2D crystals still remains as an open question,
we included the total access resistance RC in I-V curves
calculations. Figure 5[a] shows the ID versus VTG at VDS=-
0.4 V with different RC : the current density remains almost the
same with RC up to 320 Ωµm and decreases with increasing
(a) (b)
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Fig. 5. For the p-type Thin-TFET: (a) the tunnel current density versus VDS
at different VTG with total access resistances RC ; (b) the tunnel current
density versus VDS with different total access resistances RC .
RC . From Fig.5[b], the saturation region of ID versus VDS
curve can be affected when |VDS |<0.4 V if RC > ∼52 Ωµm.
In an ideal 2D conductor, the total access resistance is around
∼52 Ωµm for a degenerate 2D semiconductor and is around
∼325 Ωµm for an nondegenerate 2D semiconductor [26]. Thus
the access region of 2D semiconductors must be degenerately
doped to approach the optimal RC .
C. Capacitance Evaluation
The gate-to-drain and gate-to-source capacitances (i.e. CGD,
CGS) can be readily calculated from the capacitance network







Fig. 6. Capacitance network model of the Thin-TFET
(bottom) 2D semiconductor are defined in Eq.6 and indicated
as the red non-linear capacitances in Fig.6. First we define CS
and CT as:
1/CS ≡ 1/CvdW + 1/(CQ,B + CBG)
CT ≡ CTG + CQ,T + CS
(7)








For the p-type Thin-TFET, the source is the bottom 2D semi-
conductor SnSe2 while the drain is the top 2D semiconductor
layer WSe2 (see Fig.2). The capacitances calculated for the
p-type Thin-TFET are shown in Fig.7. From Fig.7[a], CGD is
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only significant when the p-type Thin-TFET is in the linear
region of the ID-VDS curve, where the drain is coupled with
the top gate to change the tunnel current. While |VDS | further
increases, the Thin-TFET enters the saturation region, where
the CGD becomes close to zero. On the other hand, CGS
remains significantly larger than CGD in the saturation region,
indicating the top gate and the source stay closely coupled
as desired. But CGS becomes smaller when entering linear
region. From Fig.7[b], CGD dramatically increases while CGS
decreases when |VTG|>|VDS |. In practice, when designing
the Thin-TFET as a switch in a digital circuit, we should
avoid to bias |VTG|>|VDS | because of losing gate control.
The capacitance model will be useful for implementing the
Thin-TFET into circuit simulations.
(a) (b)











































































Fig. 7. For the p-type Thin-TFET, (a) CGD and CGS versus VDS at VTG=-
0.2, -0.3, -0.4 V; (b) CGD and CGS versus VTG at VDS=-0.2, -0.3, -0.4
V.
D. Benchmarking
The Semiconductor Research Corporation (SRC) Nano-
electronic Research Initiative (NRI) has supported research
on beyond CMOS devices as reported by Bernstein, et al.
[27] As part of the initiative, a comparison of the projected
performance of new devices with the projected performance of
CMOS of the same generation (benchmarking) was performed.
The benchmarking of beyond CMOS devices in SRC has
continued and been standardized by Nikonov and Young [28]
[29]. The Thin-TFET research, since it is partially supported
by SRC under STARnet, participates in benchmarking using
the Nikonov and Young (N&Y) methodology.
The N&Y methodology uses basic device performance
parameters such as operating voltage (VDD = |VDS |), satu-
ration current (IDsat), and average gate capacitance (CG,avg),
to project logic switching energy and switching delay. The
change of the net charge under the gate (∆Q) when VTG
switching from 0 to VDD is the sum of the change of the
net charge in the top 2D semiconductor and the bottom 2D
semiconductor. The average gate capacitance (CG,avg) is de-
fined as ∆Q/VDD. Here we take the p-type Thin-TFET as an
example, IDsat and CG,avg are provided in Tab.I for the supply
voltages VDD equal to 0.2, 0.3, and 0.4 V and total access
resistances RC equal to 52 and 320 Ωµm, projected values
for intrinsic switching energies and intrinsic switching delays
are generated using the N&Y methodology and are plotted as
shown in Fig. 8. The device parameters for High Performance
(HP) CMOS and Low Power (LP) CMOS are taken from Ref.
[29] and we use the same geometrical parameters for both the
CMOS and Thin-TFET are shown in Tab.I. Also, we ignore
the contact capacitance [29] in this benchmarking.
TABLE I
BENCHMARKING PARAMETERS FOR THIN-TFETS WITH DIFFERENT VDD
AND RC , DEVICE PARAMETERS FOR HP CMOS AND LP CMOS, AND
GEOMETRICAL PARAMETERS FOR BOTH THE CMOS AND THE THIN-TFET
Parameters for Thin-TFETs with Different VDD and RC
VDD (V) 0.2 0.3 0.4
RC (Ωµm) 52 320 52 320 52 320
IDsat (µA/µm) 263 233 325 317 349 348
∆Q (mC/m−2) 2.34 2.80 3.33 3.72 4.30 4.47
CG, avg (fF/µm) 0.175 0.210 0.167 0.186 0.161 0.168
Parameters for HP and LP CMOS [29]
VDD (V) IDsat (µA/µm) CG (fF/µm)
HP CMOS 0.73 1805 1.29
LP CMOS 0.3 2 1.29
Geometrical Parameters for Benchmarking
Half-pitch (nm) EOT (nm) Gate Length (nm) Gate Width (nm)


































































Fig. 8. The intrinsic switching energy and intrinsic switching delay for HP
CMOS, LP CMOS, and Thin-TFET with VDD=0.2, 0.3, 0.4 V and RC=52,
320 Ωµm.
Note that the Thin-TFET is projected to be able to operate
down to a supply voltage of 0.2 V which provides a distinct
energy consumption and performance advantage.
E. Experimental Insights
While trying to demonstrate Thin-TFET experimentally,
some key challenges have been identified. First, the current
Dry Transfer is not suitable for integrated circuit processes
[30]. The Molecular Beam Epitaxy 2D crystal heterojunctions
have been grown but the grain size is in the order of several
nanometers [31]. Second, efficient top gate control requires
a high quality and interfacial state free dielectrics. Atomic
layer deposition has been improved over years to achieve
good quality gate dielectrics on 2D crystals [32]. Using
2D dielectrics such as hexagonal boron nitride as the gate
dielectrics has also been pursued [33]. Third, low resistance
ohmic contacts to 2D crystal are vital to device performance.
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Various techniques such as external chemical doping [34],
internal chemical doping [35], electrostatic doping such as ion
doping [36] and phase-engineering from the semiconductor
phase to the metallic phase of a 2D crystal [37], have been
implemented to reduce the contact resistances. Last but not
least, with the material properties remain unclear for most 2D
crystals, a lot of initial effort will be put into understanding
the materials characteristics.
IV. CONCLUSION
A new tunnel transistor, Thin-TFET, has been proposed and
possible material systems are identified. Simulations based on
the transfer Hamiltonian method suggest that the Thin-TFETs
can achieve very good sub-threshold swing (SS) and high on-
current, and are thus promising devices for ultra-low energy
digital systems.
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